We report the fabrication and measurement of top gated epitaxial graphene p-n junctions where exfoliated hexagonal boron nitride (h-BN) is used as the gate dielectric. The four-terminal longitudinal resistance across a single junction is well quantized at the von Klitzing constant R K with a relative uncertainty of 10 −7 . After the exploration of numerous parameter spaces, we summarize the conditions upon which these devices could function as potential resistance standards. Furthermore, we offer designs of programmable electrical resistance standards over six orders of magnitude by using external gating.
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We report the fabrication and measurement of top gated epitaxial graphene p-n junctions where exfoliated hexagonal boron nitride (h-BN) is used as the gate dielectric. The four-terminal longitudinal resistance across a single junction is well quantized at the von Klitzing constant R K with a relative uncertainty of 10 −7 . After the exploration of numerous parameter spaces, we summarize the conditions upon which these devices could function as potential resistance standards. Furthermore, we offer designs of programmable electrical resistance standards over six orders of magnitude by using external gating.
The advantageous electrical and optical properties of graphene have been well-studied [1] [2] [3] [4] . When compared to semiconductor heterostructures, epitaxial graphene (EG) on silicon carbide (SiC) has been identified as an ideal platform for resistance standards due to the observation of the quantum Hall effect (QHE) with resistance plateaus that span over a wide range of magnetic flux densities, large breakdown currents, and operation at relatively high temperatures [5] [6] [7] [8] [9] [10] [11] [12] [13] . These resistance standards exclusively operate at the filling factor ν = 2, corresponding to the resistance value:
[see additional information], where h is Planck's constant and e is the elementary charge. Moreover, the realization of other values based on fundamental constants is a crucial milestone in resistance metrology that is still being explored with EG 14 . One approach is to connect multiple Hall bars in complicated parallel and series networks to create resistance values of qR K where q is a positive rational number [14] [15] [16] . The other approach is to utilize the unique properties of graphene to build p-n junctions working in the quantum Hall regime that allow convenient resistance scaling 17 . Due to its linear dispersion relation, where the characteristic Dirac point represents charge neutrality, it is easy to electronically dope graphene into bipolar carrier concentration regions, denoted as p (holes) or n (electrons), with external gates. Furthermore, the physics of graphene p-n junctions (pnJs) enables one to fabricate devices to access quantized resistance values that are multiples or fractions of R K 1 2 17 . When all of the regions of a device are in the quantum Hall regime but have different carrier concentrations and polarities, the measured longitudinal resistivities across one or several sets of pnJs depend on how the Landauer-Büttiker edge states equilibrate at the junction [18] [19] [20] . There have been several reports about this behavior while using tunable gates to adjust the pnJ 18, [21] [22] [23] [24] . Graphene pnJ can be utilized to circumvent frequent technical difficulties resulting from the general use of metallic contacts and multiple device interconnections. In this work, we demonstrate highly accurate resistance quantization at R K in an EG pnJ device, measured with a direct current comparator (DCC) resistance bridge. The characterization measurements are summarized here, starting with a description of the device engineering. Comprehensive exploration of experimental parameter spaces (B field, gate voltages, temperature) was performed, enabling us to fully understand this EG pnJ, and further motivating us to discuss the conceptual realization of constructing a programmable quantized Hall resistance (PQHR) system.
Results
The EG Hall bar is shown in Fig. 1(a) indicated by the red dashed line with a width of 50 μm and the blue dashed line showing the perimeter of the h-BN flake, measured to have a thickness of 45 nm (d BN ). The atomic force microscope (AFM) image in Fig. 1(b) is a magnification of one of the top gate junctions, represented by the small black square in (a), with dashed gray lines used to help identify that region. The width of the gap between the two gates is approximately 150 nm, which is small enough to create a single pnJ. A cross-section illustration of the device is shown in Fig. 1(c) depicting the use of h-BN as a dielectric layer. The top gate quality was assessed by measuring the leakage current between top gate and EG. When a DC voltage was applied between graphene and the top gates G1 and G2 through the range of −15 V to 15 V, a leakage current of less than 1 nA was observed. For voltages that exceeded 15 V in either polarity, the leakage current rapidly increased beyond 1 nA, thus defining an upper and lower bound to the gate voltage magnitude. Due to excessive leakage currents, gate G3 in Fig. 1(a) was not used.
One would ideally like to know the range of carrier densities attainable with these gates, and so we first focus on determining the carrier density parameter space in the unipolar case. The well-documented electrical and optical properties of the interfacial buffer layer as well as its interactions with EG allow one to expect inherent n-type doping [25] [26] [27] . We employ a basic capacitance model to gain an insight into the expected doping. Let n G and E F be the electron density and Fermi level of the EG layer, respectively. The relationship between those two parameters and the gate voltage V G is:
In equation (1) 
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BN 0 , = . the vacuum permittivity 28, 29 . In the case of zero magnetic field, the relation between n G and
G , while in nonzero magnetic field B, the total density can be found with
, with the density of states 30 :
are the spin and valley degeneracies. Equation (2) gives the total density of states (DOS), which, when combined with equation (1), allows us to determine how n G varies as a function of unipolar gate voltage. This calculation also depends on the capacitance parameters γ 1 and γ 2 , representing the two interfaces adjacent to the graphene sheet. In the case where γ 1 and γ 2 are zero, one assumes a freestanding EG layer with no charge transfer between interfaces. As the two parameters are modulated, one can fit this model to experimental data. Figure 2 (a) shows measurements for R xx and R xy , collected at B = 0.2 T. Those two quantities are then converted into n G and µ, as seen in Fig. 2 (b) as orange data points and a green curve, respectively. The following formulas were used to calculate n G and the mobility: With the unipolar bounds of n G known as about 6 × 10 11 cm −2 at a gate voltage of 15 V, V G and B were used as independent variables to determine the boundary beyond which full quantization occurs. These measurements, accompanied by Hall resistance measurements, are shown in Fig. 3 . In Fig. 3(a) , the dashed lines are calculated from Equations (1) and (2) using the fitted results of to γ 1 and γ 2 . From these measurements, one observes only two definitive regions of zero longitudinal resistance, which indicates that only the ν =± 2 plateau is accurately quantized.
After determining the magnetic field conditions for full quantization, we explore R xx as a function of the two gate voltages in Fig. 4 at B = 14 T. The upper edge in Fig. 4 (a) has zero resistance for three out of four quadrants in this parameter space. For the final quadrant, corresponding to G2 and G1 as an n-type and p-type region, respectively, R xx takes on the quantized value of R K [see additional information]. Full quantization is further verified by the accompanying Hall resistance measurements for G2 and G1 seen in Fig. 4(b,d) . The lower edge in Fig. 4 (c) exhibits the same behavior when the gate polarities are reversed. Furthermore, the data is symmetric about the diagonal cut which intersects the Dirac points of G1 and G2. More information about the two Dirac point measurements can be seen in the Supplementary information.
One advantage of these observations of the longitudinal resistance taking on different values is that such values could potentially be used for electrically programmable quantum resistance standards. These observations motivated the continued exploration of how the longitudinal resistance of the pnJs can be accurately quantized at R K under appropriate gate conditions. In order to characterize the device for metrological purposes, critical cur- R xx is measured for the upper and lower edge (UE and LE), shown as points and triangles, respectively, whereas the point and triangle symbols for R xy represent just two different regions of the device. All legend numbers correspond to contact numbers from Fig. 1 (b) The carrier densities are measured (orange curves, dashed and dotted for the two different regions), the mobilities are calculated (green curve, with dashed and dotted appearances corresponding to the same two regions), and the capacitance models for both freestanding EG and EG undergoing charge transfer (due to adjacent neighboring layers) are plotted (pink dotted and dashed purple curves, respectively). The carrier densities and capacitance models are plotted on the left vertical axis, whereas the mobilities are plotted on the right vertical axis. Fig. 1 (a) ) and T = 1.7 K, R xx for upper edge is measured as a function of two gate voltages. In both unipolar and one bipolar region, R xx is measured across a low dissipation region, and thus takes on the expected value of zero. When the graphene under G2 and G1 is n-type and p-type, respectively, R xx takes on the quantized value of R K . (b) The corresponding Hall resistances for the same parameter space are shown to verify that the device is quantized. (c) The lower edge is measured as a function of two gate voltages and expectedly exhibits the same behavior when the polarity of the top gates is reversed. (d) With the Hall resistances verifying the quantization in the lower edge case, it becomes clear that all four maps are symmetric about a diagonal line which intersects the Dirac points of both G1 and G2.
ScIeNTIfIc RePoRTs | (2018) 8:15018 | DOI:10.1038/s41598-018-33466-z rents of QHE breakdown must be known. Higher critical currents are generally beneficial for resistance metrology since they can both provide a better signal-to-noise ratio and an increased compatibility with commercial metrology equipment such as the DCC, voltage calibrators, and precision digital multimeters [31] [32] [33] . To measure the critical currents of the entire device as a function of two gate voltages, different circuits required assembly depending on which of the two quantized values of R xx was being measured. Here, the critical current is defined as the point when is less than the relative uncertainty, indicating that the device is no longer exhibiting the QHE with full quantization. This condition will be further clarified later in the text. Figure 5(a) contains an illustration of the circuit used to measure the critical currents for the device while it is quantized. An example measurement representing how three out of four regions in the dual gate parameter space behave is shown in Fig. 5(b) . In this example case, using
, the negative and positive critical current limits are found to be about −21 μA and 24 μA. The measured result can be well-described by the formula of variable range hopping (VRH) transport 34 :
UE DC DC 0 Fig. 5(c) . The circuit essentially allows one to measure the differential resistance at different DC current biases. The measured differential resistance shown in Fig. 5(d) is approximately zero for the region between −23 μA and 21 μA, and can be fit with the formula:
As with Fig. 5(b) , these regions below the critical currents are shaded in green. The critical currents were then determined as a function of two gate voltages in Fig. 6 . Visually, one can associate the intensity of a point in these dual gate parameter spaces with the endpoints of the green shaded area in Fig. 5(b,d) . For instance, the black region in Fig. 6(a) corresponds to a value of 0 μA, meaning that the device is not accurately quantized. For the UE, if
(see Fig. 6(a,b) ), the (d) ) of the device. It should be noted that for the upper left corner of the maps in (a) and lower right in (b), the measurements were taken using the circuit shown in Fig. 5(c) , and the other three quadrants, with respect to the Dirac points, were measured using the circuit in Fig. 5(a) .
With the critical currents' behavior generally understood for the two gate voltages, one final parameter was tested. For Fig. 7(a) , and the dependence of the extracted critical currents − I c and + I c on temperature, for both polarities, are shown in Fig. 7(b) . To assess the metrological usefulness of the pnJ device, the quantity
was measured as a function of current used on the DCC (I DC ). The DCC, unlike its cryogenic counterparts, can provide turn-key resistance traceability for the most demanding applications, offering broader accessibility to these types of experiments 35 . This measurement places the device in a four-terminal bridge configuration against a 10 kΩ standard resistor, traceable to R K , with the results shown in Fig. 8(a) . The measurement time for each data point with the DCC is 15 min, and the orange shaded region is magnified in Fig. 8(b) to clarify the deviation of the DCC measurements with respect to zero. The data are displayed as turquoise points whose standard deviations (1 s) are mostly smaller than the points. The right axis and its corresponding data, represented by black points, gives the relative uncertainty of each measurement as a function of I DC . One important factor in resistance metrology is the level of precision one can achieve with such devices. In the case of this p-n junction, a precision of about 2 × 10 7 was achieved. Recall that the breakdown current is determined when 
Discussion
These data show that electrically programmable quantum resistance standards are feasible to build using pnJs as keystones. One can generalize these initial efforts for the future by proposing a specialized PQHR device, which will be described in more detail after explaining its most basic component, shown in Fig. 9(a) . . We use this notation to count the total number of active pnJs in the given device:
0 . Notice that when all N regions are activated, the total number above is a geometric sum for the maximum we noted in the previous paragraph ( * − 2 (2 1) N ). Furthermore, we use the gate control parameter to form a binary string representing a device which has some (or all) of its N regions activated:
1 . In the 8-bit device case, if all eight regions are activated, then the string is simply: 11111111. If only regions 1, 3, 5, and 7 are activated, then the string is: 01010101. We now describe the second major component of this proposed device, shown in Fig. 9(b ). An N-bit device can be used as one of many parallel devices, where K indicates the number of parallel N-bit devices. The important thing to note here is that all K devices share the gate control parameter, and thus the binary string is identical for all devices in parallel. If we have ten 8-bit devices in parallel, then activating Region 3 would mean doing so for all ten devices, as the gates stretch over all devices. This is illustrated in Fig. 9(b) as two n-type regions being identically activated over several devices by two long gates. This configuration allows an equal amount of current to flow in each of the K branches and can be condensed by using two numbers to describe it: N, for the number of bits per isolated device, and K, the number of isolated devices in parallel. Let's now call this entire configuration an N K ( , ) module.
The proposed specialized device for achieving seven decades of resistance is illustrated in Fig. 9(c) . There are three stages of modules between the source and drain. Stage 1 contains four N K ( , ) modules connected in parallel, stage 2 contains three N K ( , ) modules in parallel, and stage 3 contains just one N K ( , ) module. All three stages are connected in series with superconducting metal contacts.
When the numbers N and K, along with the gate control parameter binary strings, are carefully selected, a wide range of resistance decades can be achieved. For example, Table 1 shows seven decades and their corresponding parameters. The example parameters are selected to ensure low deviation (<1 µΩ/Ω) from decade values. The current flow is from source to drain and voltages can be measured using any two voltage probes shown in Fig. 9(c), labelled A, B, C and D .
The proposed PQHR device in Fig. 9 (c) requires a total number of 53 voltage inputs to control 53 distinct regions (32 total regions in stage 1, 9 total regions in stage 2, and 12 total regions in stage 3). When fabricating such a device, the graphene widths will be identical within each stage, but will scale from stage to stage with the ratio of 1:7:3654, where graphene in first stage would be the narrowest. This would require, with a narrowest channel of 10 µm in stage 1 components, a stage 3 component width of about 3.7 cm.
Comprehensive assessments of the magnetic field, carrier density, top gate voltage, critical current, temperature, and accurate quantization parameter spaces were conducted to determine the conditions required for an EG pnJ device to be metrologically useful. In conclusion, after fabricating and measuring an EG pnJ using h-BN as the gate dielectric, we demonstrated that accurate quantization of zero and R K can be exhibited by the device's longitudinal resistance with a relative uncertainty on the order of 10 −7 as measured by a DCC resistance bridge. This work begins a new avenue in the production of quantum resistance standards and enables their accurate scaling for future metrology applications.
Methods
Sample growth. The methods for growing high quality epitaxial graphene are well-reported 5, 6, 11, 36 . EG is formed by sublimating Si atoms from the silicon face of SiC as part of an annealing process. Samples were grown on square SiC chips diced from on-axis 4H-SiC(0001) semi-insulating wafers (CREE) [see additional information]. SiC chips were submerged in a 5:1 diluted solution of hydrofluoric acid and deionized water prior to the growth process. Chips were rinsed with deionized water and placed on a polished pyrolytic graphite substrate (SPI Glas 22) [see additional information]. Chips were processed with AZ5214E to utilize polymer-assisted sublimation growth techniques 36 . The silicon face was resting against the graphite in order for the gap between the two surfaces to create a diffusion barrier for escaping Si atoms. This configuration promotes homogeneous graphene growth conditions 11 . The annealing process was performed with a graphite-lined resistive-element furnace (Materials Research Furnaces Inc.) [see additional information], with heating and cooling rates of about 1.5 °C/s. The growth stage was performed in an ambient argon environment at 1900 °C 5 .
Sample fabrication. The grown EG was evaluated with confocal laser scanning and optical microscopy as an efficient way to identify large areas of successful growth 37 . Using photolithography, both the Hall bar geometry and the contact pads are fabricated in steps that are presented in detail in other works 5, 38 . In summary, protective layers of Pd and Au are deposited on the EG to prevent organic contamination. While protected, the EG is etched into the desired device shape, with the final step being the removal of the protective layers from the Hall bar using a solution of 1:1 aqua regia to deionized water. To fabricate top gates, hexagonal boron nitride (h-BN) flakes are exfoliated onto polydimethylsiloxane (PDMS) and their quality and size are inspected with a dark field optical microscope and AFM. The PDMS slab carrying the selected h-BN flake is then mounted on a glass slide arm for positioning and alignment with the EG device, accurate to within a few μm, using a homemade transfer stage. The h-BN flake is slowly lowered towards the EG surface until contact is made. The stage, upon which the EG device rests, is then heated to 110 °C to dislodge the h-BN flake from the PDMS substrate. A standard electron beam lithography process is used to fabricate metal. All contacts had resistances of approximately 100 Ω in the QHE regime.
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